In this paper, we have examined the effect of quantum confinement of carriers on the threshold voltage of strained-silicon (s-Si) nanoscale Metal Oxide Semiconductor Field Effect Transistors (MOSFETs). Using results from quantum theory and two-dimensional simulation, we show that strain-induced threshold voltage roll-off in s-Si nanoscale MOSFETs can be overcome by decreasing s-Si layer thickness. Based on our simulation study, we provide an optimization between threshold voltage, strain and s-Si layer thickness.
Introduction
Strained-silicon Metal Oxide Semiconductor Field Effect Transistors (MOSFETs) are gaining popularity due to enhanced mobility and high field velocity [1] [2] [3] . Strained-silicon on insulator (SSOI) MOSFETs combine the carrier transport advantages of s-Si with reduced parasitic capacitance and increased scalability of SOI MOSFETs 4, 5 . A major concern with s-Si MOSFETs is the decrease in the threshold voltage as strain increases [6] [7] [8] due to the decrease in the bandgap of s-Si with strain 9 . In this paper, we show that this effect can be reversed by decreasing the thickness of the s-Si layer, which increases the effective bandgap due to quantum confinement. Although quantum confinement effects are well known 10 , to the best of our knowledge its impact on optimizing the threshold voltage of s-Si MOSFETs has not been studied so far. Using two-dimensional simulation, we demonstrate in this study that the decrease in the threshold voltage of s-Si MOSFETs with strain can be minimized by reducing the s-Si layer thickness. We show that the threshold voltage can be optimized by choosing different combinations of strain and s-Si layer thickness. 
Quantum Confinement Effects
The s-Si SOI MOSFET structure used in the present study and its associated energy band diagram in the middle of the channel are shown in Fig.1 . The s-Si layer forms a quantum well between the two potential barriers formed by the gate oxide and the SiGe layer. The confinement of electrons into a very thin region increases the energy gap between allowed energy levels. The first energy level in the conduction band is above E C , while the first energy level in the valence band is below E V . This leads to an increase in the energy bandgap 10 . The increase in the bandgap for s-Si can be modeled as: 
and m 0 is the mass of electron in free space. Strain-induced decrease in the bandgap of silicon is given by 9 :
Where x is the mole fraction of Ge in SiGe. Hence, the overall change in the bandgap of strained silicon is given by
Thus, bandgap increases with decreasing t s-Si and decreases with increasing strain. These two opposing effects can be used to optimize the threshold voltage of s-Si MOSFETs, since the threshold voltage is positively related to the bandgap E g .
Results and Discussion
To verify the above theoretical predictions, the 2-D device simulator ATLAS 11 was used to simulate the structure shown in Fig.1 . The parameters used in our simulation are given in Table 1 . To incorporate the effects of quantum confinement, we have used the selfconsistent coupled Schrödinger-Poisson model 12 in which the Schrödinger and Poisson's equations are solved alternately. Once the Schrödinger equation is solved, the calculated carrier concentration is substituted into the charge part of Poisson's equation. The potential derived from the solution of the Poisson's equation is substituted back into Schrödinger equation. This solution process (alternating between Schrödinger and Poisson equations) continues until convergence and a self-consistent solution to both equations is reached. The electron concentration calculated using the above process is shown in Fig. 2 along the Y-direction in the middle of the device. We notice that the inversion layer charge is confined to the s-Si layer. To estimate the threshold voltage, we have used the electron concentration profile along the X-direction plotted at the peak of electron concentration shown in Fig. 2 . Threshold voltage is defined as the value of gate voltage at which the minimum of this concentration profile becomes equal to the background doping concentration N A forming a conducting path. Fig.3 shows the electron concentration profile from source to drain in the centre of s-Si layer along X-direction, for s-Si layer thicknesses of 2 nm and 7 nm with a Ge mole fraction x = 0.4. The lower electron concentration in the 2 nm s-Si layer device is due to its higher bandgap caused by quantum confinement effects. This device therefore requires a higher gate voltage for increasing its carrier concentration to a value high enough for conduction to take place, thereby increasing its threshold voltage. Therefore a reduction in the threshold voltage due to increased Ge mole fraction can be compensated by decreasing the s-Si layer thickness. Fig.4 shows the variation in the threshold voltage of the device as a function of s-Si layer thickness for various values of strain (Ge mole fraction in SiGe) and for two different channel lengths. The threshold voltage increases as t s-Si decreases as indicated by equation (4) for the strained-silicon MOSFET. We notice from Fig. 4 that even for the largest Ge mole fraction (x = 0.4), s-Si MOSFETs with reasonable threshold voltages can be realized if the thickness of the s-Si layer is reduced to 2 nm. This becomes even more important for lower channel lengths (e.g. 50 nm) as indicated in the Fig. 4 where the threshold voltage enhancement is more than 100 % for x = 0.4. However it may be pointed out that when the strained silicon film thickness is reduced below 5 nm, the inversion layer electron mobility does come down. However, recently it has been shown that in spite of this fall in mobility, strained silicon MOSFETs with body thickness below 5 nm do have a significantly larger mobility than the ultrathin body SOI MOSFETs 13 . Fig.5 shows the variation in the threshold voltage of the device as a function of strain for various values of s-Si layer thickness and channel length. The threshold voltage decreases linearly as strain increases. Threshold voltage roll-off can also be observed as channel length decreases from 100 nm to 50 nm. Threshold voltage roll-off with increasing strain and decreasing channel length can both be overcome by decreasing t s-Si .
For two different channel lengths, Fig. 6 shows the various combinations of Ge mole fraction x and s-Si film thickness t s-Si that results in a particular constant threshold voltage. We can, therefore, clearly see that the benefits of strained strained-silicon using higher Ge mole fraction can still be retained while keeping the threshold voltage reasonably large if the strained-silicon film thickness is reduced to values below 3 nm. 
Conclusions
In this work, we have examined the effect of s-Si layer thickness on the threshold voltage of strained-silicon MOSFETs using simulation. We have shown that by reducing the s-Si layer thickness to the quantum mechanical regime, the effective bandgap of s-Si can be increased counter balancing the reduction in threshold voltage due to increased strain. This, therefore, permits the designer to realize nanoscale strained-silicon MOSFETs with good gate control while allowing a higher Ge mole fraction for increased strain and hence a better device performance.
